

Technical Training

AN/TSC-60 Communications Central
O/L (407L)

August 1982



USAF TECHNICAL TRAINING SCHOOL
3410th Technical Training Group
Keesler Air Force Base, Mississippi

All Blocks

Designed For ATC Course Use

CONTENTS

CHAPTER		PAGE
1	Semiconductor Theory	1
2	Transistors.....	7
3	Microelectronics	11
4	Field Effect Transistors.....	17
5	AND-OR Gates	25
6	Logic Generator and Associated Circuits	35
7	Counters and Registers	45
8	Special Circuits	53
9	Digital Control of Radio Transmitters and Receivers ..	57
10	Control Head Words (Logic Level)	75
11	Introduction to Digital Computers	81
12	ROM Computers	85
13	Transmitter Tune Cycle.....	93
Appendices		101

Supersedes KCS 5290, dtd September 1977, which may be used.

GLOSSARY

A	Accessible Memory Address 1 (WT1)	COZ + BNZ + CNZ	Branch Signal
ACC	Accumulator Clock	CRA	Radio Counter Address bit 1
ACD	Accumulator Input Bar	CBR	Radio Counter Address bit 2
AL1	Monitor Storage Address Line 1 (WT8)	D	Accessible Memory Address 4 (WT8)
AL2	Monitor Storage Address Line 2 (WT4)	DBC	Data Bank Clock
AL3	Monitor Storage Address Line 3 (WT2)	DBI	Data Bank Input
AL4	Monitor Storage Address Line 4 (WT1)	DCFE	Device Control Functional Element
		DCU	Device Control Unit
		DBO	Data Bank Output
ANR	Address Shift Signal (Address Not Required)	DBOT	Data Bank Output Retimed (4800 Bits/Sec)
ARC	Address Select Clock (Address Recognition Clock)	DBT	CCCS Control Data
B	Accessible Memory Address 2 (WT2)	DELIM	Delimiter
BCD	Binary Coded Decimal	DIA	Dialogic Reference
BNZ + CNZ + COZ	Conditional branch test signal	DR	Data Register
		EA1	Address Enable 1 (DCU 0)
BPZ	Branch Indirect Bar	EA2	Address Enable 2 (DCU 1)
BR	Branch Bar	EA3	Address Enable 3 (DCU 2)
C	Accessible Memory Address 3 (WT4)	EA4	Address Enable 4 (DCU 3)
		EA5	Address Enable 5 (DCU 4)
CA	Radio Counter State A	EA6	Address Enable 6 (DCU 5)
CB	Radio Counter State B	EA7	Address Enable 7 (DCU 6)
CCCS	Communications Com- putation Control System	EA8	Address Enable 8 (DCU 7)
		EEL	Logic Level Address Enable
CLL	Clock, Logic Level		

EMB	Accumulator Clock Enable	OUTS	Output Sine Wave
EXP	Expander Output	PI	Power Interrupt
FD	Fault Register Output		
FI	Fault Data In	01	Phase 1 Clock
FIC	Fault Data Clock	03	Phase 3 Clock
FINS	Fault In Instruction Register	RCT	Return Control Transfer
FL	CCCS Fault Inhibit (Fault Load)	ROM	Read Only Memory
IAC CLOCK	Instruction Address Counter Clock	ROTE	Rotate Enable
IAC LOAD PULSE	Instruction Address Counter Load Pulse	RST	Seset
IDRT	Process Time Interval Signal (Internal DR Timing)	S1	Accumulator Serial Output/ CCCS Subaddress 1
IDS	Input CCCS Data Signal	S2	CCCS Subaddress 2
INC	Instruction Storage Clock	SDT	Set for Data Transfer
		SWO	Logic Level Input Bus (Slave Word Output)
		STR-F	Store Fault Data
		SYNC (I.L DELIM)	Logic Level Delimiter Bus
LCD	Literal Code Signal	<u>SYNC (I.L DELIM)</u>	
LL	Logic Level		
LLA	Logic Level Address		
MDO	Memory Data Output	TCSC WT	CCCS Timing Input Weighted Numeric Value
OPO	Operator Output	YN	Logic Level Sync Enable
		Z2	Memory Address WT 1024